When debugging a combinational logic circuit, the high and low levels shall satisfy: ().
A、Highlevel>3V,lowlevel<1V;;
B、Highlevel>3V,lowlevel<0.4V;;
C、Highlevel>4V,lowlevel<0.4V;;
D、Alloftheaboveareacceptable.
发布时间:2025-07-02 04:01:23
A、Highlevel>3V,lowlevel<1V;;
B、Highlevel>3V,lowlevel<0.4V;;
C、Highlevel>4V,lowlevel<0.4V;;
D、Alloftheaboveareacceptable.